| 1 | /* |
|---|
| 2 | * |
|---|
| 3 | * PCI defines and function prototypes |
|---|
| 4 | * Copyright 1994, Drew Eckhardt |
|---|
| 5 | * Copyright 1997--1999 Martin Mares <mj@ucw.cz> |
|---|
| 6 | * |
|---|
| 7 | * For more information, please consult the following manuals (look at |
|---|
| 8 | * http://www.pcisig.com/ for how to get them): |
|---|
| 9 | * |
|---|
| 10 | * PCI BIOS Specification |
|---|
| 11 | * PCI Local Bus Specification |
|---|
| 12 | * PCI to PCI Bridge Specification |
|---|
| 13 | * PCI System Design Guide |
|---|
| 14 | */ |
|---|
| 15 | |
|---|
| 16 | #ifndef LINUX_PCI_H |
|---|
| 17 | #define LINUX_PCI_H |
|---|
| 18 | |
|---|
| 19 | #include <linux/types.h> |
|---|
| 20 | |
|---|
| 21 | /* |
|---|
| 22 | * Under PCI, each device has 256 bytes of configuration address space, |
|---|
| 23 | * of which the first 64 bytes are standardized as follows: |
|---|
| 24 | */ |
|---|
| 25 | #define PCI_VENDOR_ID 0x00 /* 16 bits */ |
|---|
| 26 | #define PCI_DEVICE_ID 0x02 /* 16 bits */ |
|---|
| 27 | #define PCI_COMMAND 0x04 /* 16 bits */ |
|---|
| 28 | #define PCI_COMMAND_IO 0x1 /* Enable response in I/O space */ |
|---|
| 29 | #define PCI_COMMAND_MEMORY 0x2 /* Enable response in Memory space */ |
|---|
| 30 | #define PCI_COMMAND_MASTER 0x4 /* Enable bus mastering */ |
|---|
| 31 | #define PCI_COMMAND_SPECIAL 0x8 /* Enable response to special cycles */ |
|---|
| 32 | #define PCI_COMMAND_INVALIDATE 0x10 /* Use memory write and invalidate */ |
|---|
| 33 | #define PCI_COMMAND_VGA_PALETTE 0x20 /* Enable palette snooping */ |
|---|
| 34 | #define PCI_COMMAND_PARITY 0x40 /* Enable parity checking */ |
|---|
| 35 | #define PCI_COMMAND_WAIT 0x80 /* Enable address/data stepping */ |
|---|
| 36 | #define PCI_COMMAND_SERR 0x100 /* Enable SERR */ |
|---|
| 37 | #define PCI_COMMAND_FAST_BACK 0x200 /* Enable back-to-back writes */ |
|---|
| 38 | #define PCI_COMMAND_INTX_DISABLE 0x400 /* INTx Emulation Disable */ |
|---|
| 39 | |
|---|
| 40 | #define PCI_STATUS 0x06 /* 16 bits */ |
|---|
| 41 | #define PCI_STATUS_CAP_LIST 0x10 /* Support Capability List */ |
|---|
| 42 | #define PCI_STATUS_66MHZ 0x20 /* Support 66 Mhz PCI 2.1 bus */ |
|---|
| 43 | #define PCI_STATUS_UDF 0x40 /* Support User Definable Features [obsolete] */ |
|---|
| 44 | #define PCI_STATUS_FAST_BACK 0x80 /* Accept fast-back to back */ |
|---|
| 45 | #define PCI_STATUS_PARITY 0x100 /* Detected parity error */ |
|---|
| 46 | #define PCI_STATUS_DEVSEL_MASK 0x600 /* DEVSEL timing */ |
|---|
| 47 | #define PCI_STATUS_DEVSEL_FAST 0x000 |
|---|
| 48 | #define PCI_STATUS_DEVSEL_MEDIUM 0x200 |
|---|
| 49 | #define PCI_STATUS_DEVSEL_SLOW 0x400 |
|---|
| 50 | #define PCI_STATUS_SIG_TARGET_ABORT 0x800 /* Set on target abort */ |
|---|
| 51 | #define PCI_STATUS_REC_TARGET_ABORT 0x1000 /* Master ack of " */ |
|---|
| 52 | #define PCI_STATUS_REC_MASTER_ABORT 0x2000 /* Set on master abort */ |
|---|
| 53 | #define PCI_STATUS_SIG_SYSTEM_ERROR 0x4000 /* Set when we drive SERR */ |
|---|
| 54 | #define PCI_STATUS_DETECTED_PARITY 0x8000 /* Set on parity error */ |
|---|
| 55 | |
|---|
| 56 | #define PCI_CLASS_REVISION 0x08 /* High 24 bits are class, low 8 |
|---|
| 57 | revision */ |
|---|
| 58 | #define PCI_REVISION_ID 0x08 /* Revision ID */ |
|---|
| 59 | #define PCI_CLASS_PROG 0x09 /* Reg. Level Programming Interface */ |
|---|
| 60 | #define PCI_CLASS_DEVICE 0x0a /* Device class */ |
|---|
| 61 | |
|---|
| 62 | #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ |
|---|
| 63 | #define PCI_LATENCY_TIMER 0x0d /* 8 bits */ |
|---|
| 64 | #define PCI_HEADER_TYPE 0x0e /* 8 bits */ |
|---|
| 65 | #define PCI_HEADER_TYPE_NORMAL 0 |
|---|
| 66 | #define PCI_HEADER_TYPE_BRIDGE 1 |
|---|
| 67 | #define PCI_HEADER_TYPE_CARDBUS 2 |
|---|
| 68 | |
|---|
| 69 | #define PCI_BIST 0x0f /* 8 bits */ |
|---|
| 70 | #define PCI_BIST_CODE_MASK 0x0f /* Return result */ |
|---|
| 71 | #define PCI_BIST_START 0x40 /* 1 to start BIST, 2 secs or less */ |
|---|
| 72 | #define PCI_BIST_CAPABLE 0x80 /* 1 if BIST capable */ |
|---|
| 73 | |
|---|
| 74 | /* |
|---|
| 75 | * Base addresses specify locations in memory or I/O space. |
|---|
| 76 | * Decoded size can be determined by writing a value of |
|---|
| 77 | * 0xffffffff to the register, and reading it back. Only |
|---|
| 78 | * 1 bits are decoded. |
|---|
| 79 | */ |
|---|
| 80 | #define PCI_BASE_ADDRESS_0 0x10 /* 32 bits */ |
|---|
| 81 | #define PCI_BASE_ADDRESS_1 0x14 /* 32 bits [htype 0,1 only] */ |
|---|
| 82 | #define PCI_BASE_ADDRESS_2 0x18 /* 32 bits [htype 0 only] */ |
|---|
| 83 | #define PCI_BASE_ADDRESS_3 0x1c /* 32 bits */ |
|---|
| 84 | #define PCI_BASE_ADDRESS_4 0x20 /* 32 bits */ |
|---|
| 85 | #define PCI_BASE_ADDRESS_5 0x24 /* 32 bits */ |
|---|
| 86 | #define PCI_BASE_ADDRESS_SPACE 0x01 /* 0 = memory, 1 = I/O */ |
|---|
| 87 | #define PCI_BASE_ADDRESS_SPACE_IO 0x01 |
|---|
| 88 | #define PCI_BASE_ADDRESS_SPACE_MEMORY 0x00 |
|---|
| 89 | #define PCI_BASE_ADDRESS_MEM_TYPE_MASK 0x06 |
|---|
| 90 | #define PCI_BASE_ADDRESS_MEM_TYPE_32 0x00 /* 32 bit address */ |
|---|
| 91 | #define PCI_BASE_ADDRESS_MEM_TYPE_1M 0x02 /* Below 1M [obsolete] */ |
|---|
| 92 | #define PCI_BASE_ADDRESS_MEM_TYPE_64 0x04 /* 64 bit address */ |
|---|
| 93 | #define PCI_BASE_ADDRESS_MEM_PREFETCH 0x08 /* prefetchable? */ |
|---|
| 94 | #define PCI_BASE_ADDRESS_MEM_MASK (~0x0fUL) |
|---|
| 95 | #define PCI_BASE_ADDRESS_IO_MASK (~0x03UL) |
|---|
| 96 | /* bit 1 is reserved if address_space = 1 */ |
|---|
| 97 | |
|---|
| 98 | /* Header type 0 (normal devices) */ |
|---|
| 99 | #define PCI_CARDBUS_CIS 0x28 |
|---|
| 100 | #define PCI_SUBSYSTEM_VENDOR_ID 0x2c |
|---|
| 101 | #define PCI_SUBSYSTEM_ID 0x2e |
|---|
| 102 | #define PCI_ROM_ADDRESS 0x30 /* Bits 31..11 are address, 10..1 reserved */ |
|---|
| 103 | #define PCI_ROM_ADDRESS_ENABLE 0x01 |
|---|
| 104 | #define PCI_ROM_ADDRESS_MASK (~0x7ffUL) |
|---|
| 105 | |
|---|
| 106 | #define PCI_CAPABILITY_LIST 0x34 /* Offset of first capability list entry */ |
|---|
| 107 | |
|---|
| 108 | /* 0x35-0x3b are reserved */ |
|---|
| 109 | #define PCI_INTERRUPT_LINE 0x3c /* 8 bits */ |
|---|
| 110 | #define PCI_INTERRUPT_PIN 0x3d /* 8 bits */ |
|---|
| 111 | #define PCI_MIN_GNT 0x3e /* 8 bits */ |
|---|
| 112 | #define PCI_MAX_LAT 0x3f /* 8 bits */ |
|---|
| 113 | |
|---|
| 114 | /* Header type 1 (PCI-to-PCI bridges) */ |
|---|
| 115 | #define PCI_PRIMARY_BUS 0x18 /* Primary bus number */ |
|---|
| 116 | #define PCI_SECONDARY_BUS 0x19 /* Secondary bus number */ |
|---|
| 117 | #define PCI_SUBORDINATE_BUS 0x1a /* Highest bus number behind the bridge */ |
|---|
| 118 | #define PCI_SEC_LATENCY_TIMER 0x1b /* Latency timer for secondary interface */ |
|---|
| 119 | #define PCI_IO_BASE 0x1c /* I/O range behind the bridge */ |
|---|
| 120 | #define PCI_IO_LIMIT 0x1d |
|---|
| 121 | #define PCI_IO_RANGE_TYPE_MASK 0x0fUL /* I/O bridging type */ |
|---|
| 122 | #define PCI_IO_RANGE_TYPE_16 0x00 |
|---|
| 123 | #define PCI_IO_RANGE_TYPE_32 0x01 |
|---|
| 124 | #define PCI_IO_RANGE_MASK (~0x0fUL) |
|---|
| 125 | #define PCI_SEC_STATUS 0x1e /* Secondary status register, only bit 14 used */ |
|---|
| 126 | #define PCI_MEMORY_BASE 0x20 /* Memory range behind */ |
|---|
| 127 | #define PCI_MEMORY_LIMIT 0x22 |
|---|
| 128 | #define PCI_MEMORY_RANGE_TYPE_MASK 0x0fUL |
|---|
| 129 | #define PCI_MEMORY_RANGE_MASK (~0x0fUL) |
|---|
| 130 | #define PCI_PREF_MEMORY_BASE 0x24 /* Prefetchable memory range behind */ |
|---|
| 131 | #define PCI_PREF_MEMORY_LIMIT 0x26 |
|---|
| 132 | #define PCI_PREF_RANGE_TYPE_MASK 0x0fUL |
|---|
| 133 | #define PCI_PREF_RANGE_TYPE_32 0x00 |
|---|
| 134 | #define PCI_PREF_RANGE_TYPE_64 0x01 |
|---|
| 135 | #define PCI_PREF_RANGE_MASK (~0x0fUL) |
|---|
| 136 | #define PCI_PREF_BASE_UPPER32 0x28 /* Upper half of prefetchable memory range */ |
|---|
| 137 | #define PCI_PREF_LIMIT_UPPER32 0x2c |
|---|
| 138 | #define PCI_IO_BASE_UPPER16 0x30 /* Upper half of I/O addresses */ |
|---|
| 139 | #define PCI_IO_LIMIT_UPPER16 0x32 |
|---|
| 140 | /* 0x34 same as for htype 0 */ |
|---|
| 141 | /* 0x35-0x3b is reserved */ |
|---|
| 142 | #define PCI_ROM_ADDRESS1 0x38 /* Same as PCI_ROM_ADDRESS, but for htype 1 */ |
|---|
| 143 | /* 0x3c-0x3d are same as for htype 0 */ |
|---|
| 144 | #define PCI_BRIDGE_CONTROL 0x3e |
|---|
| 145 | #define PCI_BRIDGE_CTL_PARITY 0x01 /* Enable parity detection on secondary interface */ |
|---|
| 146 | #define PCI_BRIDGE_CTL_SERR 0x02 /* The same for SERR forwarding */ |
|---|
| 147 | #define PCI_BRIDGE_CTL_NO_ISA 0x04 /* Disable bridging of ISA ports */ |
|---|
| 148 | #define PCI_BRIDGE_CTL_VGA 0x08 /* Forward VGA addresses */ |
|---|
| 149 | #define PCI_BRIDGE_CTL_MASTER_ABORT 0x20 /* Report master aborts */ |
|---|
| 150 | #define PCI_BRIDGE_CTL_BUS_RESET 0x40 /* Secondary bus reset */ |
|---|
| 151 | #define PCI_BRIDGE_CTL_FAST_BACK 0x80 /* Fast Back2Back enabled on secondary interface */ |
|---|
| 152 | |
|---|
| 153 | /* Header type 2 (CardBus bridges) */ |
|---|
| 154 | #define PCI_CB_CAPABILITY_LIST 0x14 |
|---|
| 155 | /* 0x15 reserved */ |
|---|
| 156 | #define PCI_CB_SEC_STATUS 0x16 /* Secondary status */ |
|---|
| 157 | #define PCI_CB_PRIMARY_BUS 0x18 /* PCI bus number */ |
|---|
| 158 | #define PCI_CB_CARD_BUS 0x19 /* CardBus bus number */ |
|---|
| 159 | #define PCI_CB_SUBORDINATE_BUS 0x1a /* Subordinate bus number */ |
|---|
| 160 | #define PCI_CB_LATENCY_TIMER 0x1b /* CardBus latency timer */ |
|---|
| 161 | #define PCI_CB_MEMORY_BASE_0 0x1c |
|---|
| 162 | #define PCI_CB_MEMORY_LIMIT_0 0x20 |
|---|
| 163 | #define PCI_CB_MEMORY_BASE_1 0x24 |
|---|
| 164 | #define PCI_CB_MEMORY_LIMIT_1 0x28 |
|---|
| 165 | #define PCI_CB_IO_BASE_0 0x2c |
|---|
| 166 | #define PCI_CB_IO_BASE_0_HI 0x2e |
|---|
| 167 | #define PCI_CB_IO_LIMIT_0 0x30 |
|---|
| 168 | #define PCI_CB_IO_LIMIT_0_HI 0x32 |
|---|
| 169 | #define PCI_CB_IO_BASE_1 0x34 |
|---|
| 170 | #define PCI_CB_IO_BASE_1_HI 0x36 |
|---|
| 171 | #define PCI_CB_IO_LIMIT_1 0x38 |
|---|
| 172 | #define PCI_CB_IO_LIMIT_1_HI 0x3a |
|---|
| 173 | #define PCI_CB_IO_RANGE_MASK (~0x03UL) |
|---|
| 174 | /* 0x3c-0x3d are same as for htype 0 */ |
|---|
| 175 | #define PCI_CB_BRIDGE_CONTROL 0x3e |
|---|
| 176 | #define PCI_CB_BRIDGE_CTL_PARITY 0x01 /* Similar to standard bridge control register */ |
|---|
| 177 | #define PCI_CB_BRIDGE_CTL_SERR 0x02 |
|---|
| 178 | #define PCI_CB_BRIDGE_CTL_ISA 0x04 |
|---|
| 179 | #define PCI_CB_BRIDGE_CTL_VGA 0x08 |
|---|
| 180 | #define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0x20 |
|---|
| 181 | #define PCI_CB_BRIDGE_CTL_CB_RESET 0x40 /* CardBus reset */ |
|---|
| 182 | #define PCI_CB_BRIDGE_CTL_16BIT_INT 0x80 /* Enable interrupt for 16-bit cards */ |
|---|
| 183 | #define PCI_CB_BRIDGE_CTL_PREFETCH_MEM0 0x100 /* Prefetch enable for both memory regions */ |
|---|
| 184 | #define PCI_CB_BRIDGE_CTL_PREFETCH_MEM1 0x200 |
|---|
| 185 | #define PCI_CB_BRIDGE_CTL_POST_WRITES 0x400 |
|---|
| 186 | #define PCI_CB_SUBSYSTEM_VENDOR_ID 0x40 |
|---|
| 187 | #define PCI_CB_SUBSYSTEM_ID 0x42 |
|---|
| 188 | #define PCI_CB_LEGACY_MODE_BASE 0x44 /* 16-bit PC Card legacy mode base address (ExCa) */ |
|---|
| 189 | /* 0x48-0x7f reserved */ |
|---|
| 190 | |
|---|
| 191 | /* Capability lists */ |
|---|
| 192 | |
|---|
| 193 | #define PCI_CAP_LIST_ID 0 /* Capability ID */ |
|---|
| 194 | #define PCI_CAP_ID_PM 0x01 /* Power Management */ |
|---|
| 195 | #define PCI_CAP_ID_AGP 0x02 /* Accelerated Graphics Port */ |
|---|
| 196 | #define PCI_CAP_ID_VPD 0x03 /* Vital Product Data */ |
|---|
| 197 | #define PCI_CAP_ID_SLOTID 0x04 /* Slot Identification */ |
|---|
| 198 | #define PCI_CAP_ID_MSI 0x05 /* Message Signalled Interrupts */ |
|---|
| 199 | #define PCI_CAP_ID_CHSWP 0x06 /* CompactPCI HotSwap */ |
|---|
| 200 | #define PCI_CAP_ID_PCIX 0x07 /* PCI-X */ |
|---|
| 201 | #define PCI_CAP_ID_SHPC 0x0C /* PCI Standard Hot-Plug Controller */ |
|---|
| 202 | #define PCI_CAP_ID_EXP 0x10 /* PCI Express */ |
|---|
| 203 | #define PCI_CAP_ID_MSIX 0x11 /* MSI-X */ |
|---|
| 204 | #define PCI_CAP_LIST_NEXT 1 /* Next capability in the list */ |
|---|
| 205 | #define PCI_CAP_FLAGS 2 /* Capability defined flags (16 bits) */ |
|---|
| 206 | #define PCI_CAP_SIZEOF 4 |
|---|
| 207 | |
|---|
| 208 | /* Power Management Registers */ |
|---|
| 209 | |
|---|
| 210 | #define PCI_PM_PMC 2 /* PM Capabilities Register */ |
|---|
| 211 | #define PCI_PM_CAP_VER_MASK 0x0007 /* Version */ |
|---|
| 212 | #define PCI_PM_CAP_PME_CLOCK 0x0008 /* PME clock required */ |
|---|
| 213 | #define PCI_PM_CAP_RESERVED 0x0010 /* Reserved field */ |
|---|
| 214 | #define PCI_PM_CAP_DSI 0x0020 /* Device specific initialization */ |
|---|
| 215 | #define PCI_PM_CAP_AUX_POWER 0x01C0 /* Auxilliary power support mask */ |
|---|
| 216 | #define PCI_PM_CAP_D1 0x0200 /* D1 power state support */ |
|---|
| 217 | #define PCI_PM_CAP_D2 0x0400 /* D2 power state support */ |
|---|
| 218 | #define PCI_PM_CAP_PME 0x0800 /* PME pin supported */ |
|---|
| 219 | #define PCI_PM_CAP_PME_MASK 0xF800 /* PME Mask of all supported states */ |
|---|
| 220 | #define PCI_PM_CAP_PME_D0 0x0800 /* PME# from D0 */ |
|---|
| 221 | #define PCI_PM_CAP_PME_D1 0x1000 /* PME# from D1 */ |
|---|
| 222 | #define PCI_PM_CAP_PME_D2 0x2000 /* PME# from D2 */ |
|---|
| 223 | #define PCI_PM_CAP_PME_D3 0x4000 /* PME# from D3 (hot) */ |
|---|
| 224 | #define PCI_PM_CAP_PME_D3cold 0x8000 /* PME# from D3 (cold) */ |
|---|
| 225 | #define PCI_PM_CTRL 4 /* PM control and status register */ |
|---|
| 226 | #define PCI_PM_CTRL_STATE_MASK 0x0003 /* Current power state (D0 to D3) */ |
|---|
| 227 | #define PCI_PM_CTRL_PME_ENABLE 0x0100 /* PME pin enable */ |
|---|
| 228 | #define PCI_PM_CTRL_DATA_SEL_MASK 0x1e00 /* Data select (??) */ |
|---|
| 229 | #define PCI_PM_CTRL_DATA_SCALE_MASK 0x6000 /* Data scale (??) */ |
|---|
| 230 | #define PCI_PM_CTRL_PME_STATUS 0x8000 /* PME pin status */ |
|---|
| 231 | #define PCI_PM_PPB_EXTENSIONS 6 /* PPB support extensions (??) */ |
|---|
| 232 | #define PCI_PM_PPB_B2_B3 0x40 /* Stop clock when in D3hot (??) */ |
|---|
| 233 | #define PCI_PM_BPCC_ENABLE 0x80 /* Bus power/clock control enable (??) */ |
|---|
| 234 | #define PCI_PM_DATA_REGISTER 7 /* (??) */ |
|---|
| 235 | #define PCI_PM_SIZEOF 8 |
|---|
| 236 | |
|---|
| 237 | /* AGP registers */ |
|---|
| 238 | |
|---|
| 239 | #define PCI_AGP_VERSION 2 /* BCD version number */ |
|---|
| 240 | #define PCI_AGP_RFU 3 /* Rest of capability flags */ |
|---|
| 241 | #define PCI_AGP_STATUS 4 /* Status register */ |
|---|
| 242 | #define PCI_AGP_STATUS_RQ_MASK 0xff000000 /* Maximum number of requests - 1 */ |
|---|
| 243 | #define PCI_AGP_STATUS_SBA 0x0200 /* Sideband addressing supported */ |
|---|
| 244 | #define PCI_AGP_STATUS_64BIT 0x0020 /* 64-bit addressing supported */ |
|---|
| 245 | #define PCI_AGP_STATUS_FW 0x0010 /* FW transfers supported */ |
|---|
| 246 | #define PCI_AGP_STATUS_RATE4 0x0004 /* 4x transfer rate supported */ |
|---|
| 247 | #define PCI_AGP_STATUS_RATE2 0x0002 /* 2x transfer rate supported */ |
|---|
| 248 | #define PCI_AGP_STATUS_RATE1 0x0001 /* 1x transfer rate supported */ |
|---|
| 249 | #define PCI_AGP_COMMAND 8 /* Control register */ |
|---|
| 250 | #define PCI_AGP_COMMAND_RQ_MASK 0xff000000 /* Master: Maximum number of requests */ |
|---|
| 251 | #define PCI_AGP_COMMAND_SBA 0x0200 /* Sideband addressing enabled */ |
|---|
| 252 | #define PCI_AGP_COMMAND_AGP 0x0100 /* Allow processing of AGP transactions */ |
|---|
| 253 | #define PCI_AGP_COMMAND_64BIT 0x0020 /* Allow processing of 64-bit addresses */ |
|---|
| 254 | #define PCI_AGP_COMMAND_FW 0x0010 /* Force FW transfers */ |
|---|
| 255 | #define PCI_AGP_COMMAND_RATE4 0x0004 /* Use 4x rate */ |
|---|
| 256 | #define PCI_AGP_COMMAND_RATE2 0x0002 /* Use 2x rate */ |
|---|
| 257 | #define PCI_AGP_COMMAND_RATE1 0x0001 /* Use 1x rate */ |
|---|
| 258 | #define PCI_AGP_SIZEOF 12 |
|---|
| 259 | |
|---|
| 260 | /* Vital Product Data */ |
|---|
| 261 | |
|---|
| 262 | #define PCI_VPD_ADDR 2 /* Address to access (15 bits!) */ |
|---|
| 263 | #define PCI_VPD_ADDR_MASK 0x7fff /* Address mask */ |
|---|
| 264 | #define PCI_VPD_ADDR_F 0x8000 /* Write 0, 1 indicates completion */ |
|---|
| 265 | #define PCI_VPD_DATA 4 /* 32-bits of data returned here */ |
|---|
| 266 | |
|---|
| 267 | /* Slot Identification */ |
|---|
| 268 | |
|---|
| 269 | #define PCI_SID_ESR 2 /* Expansion Slot Register */ |
|---|
| 270 | #define PCI_SID_ESR_NSLOTS 0x1f /* Number of expansion slots available */ |
|---|
| 271 | #define PCI_SID_ESR_FIC 0x20 /* First In Chassis Flag */ |
|---|
| 272 | #define PCI_SID_CHASSIS_NR 3 /* Chassis Number */ |
|---|
| 273 | |
|---|
| 274 | /* Message Signalled Interrupts registers */ |
|---|
| 275 | |
|---|
| 276 | #define PCI_MSI_FLAGS 2 /* Various flags */ |
|---|
| 277 | #define PCI_MSI_FLAGS_64BIT 0x80 /* 64-bit addresses allowed */ |
|---|
| 278 | #define PCI_MSI_FLAGS_QSIZE 0x70 /* Message queue size configured */ |
|---|
| 279 | #define PCI_MSI_FLAGS_QMASK 0x0e /* Maximum queue size available */ |
|---|
| 280 | #define PCI_MSI_FLAGS_ENABLE 0x01 /* MSI feature enabled */ |
|---|
| 281 | #define PCI_MSI_FLAGS_MASKBIT 0x100 /* 64-bit mask bits allowed */ |
|---|
| 282 | #define PCI_MSI_RFU 3 /* Rest of capability flags */ |
|---|
| 283 | #define PCI_MSI_ADDRESS_LO 4 /* Lower 32 bits */ |
|---|
| 284 | #define PCI_MSI_ADDRESS_HI 8 /* Upper 32 bits (if PCI_MSI_FLAGS_64BIT set) */ |
|---|
| 285 | #define PCI_MSI_DATA_32 8 /* 16 bits of data for 32-bit devices */ |
|---|
| 286 | #define PCI_MSI_DATA_64 12 /* 16 bits of data for 64-bit devices */ |
|---|
| 287 | #define PCI_MSI_MASK_BIT 16 /* Mask bits register */ |
|---|
| 288 | |
|---|
| 289 | /* CompactPCI Hotswap Register */ |
|---|
| 290 | |
|---|
| 291 | #define PCI_CHSWP_CSR 2 /* Control and Status Register */ |
|---|
| 292 | #define PCI_CHSWP_DHA 0x01 /* Device Hiding Arm */ |
|---|
| 293 | #define PCI_CHSWP_EIM 0x02 /* ENUM# Signal Mask */ |
|---|
| 294 | #define PCI_CHSWP_PIE 0x04 /* Pending Insert or Extract */ |
|---|
| 295 | #define PCI_CHSWP_LOO 0x08 /* LED On / Off */ |
|---|
| 296 | #define PCI_CHSWP_PI 0x30 /* Programming Interface */ |
|---|
| 297 | #define PCI_CHSWP_EXT 0x40 /* ENUM# status - extraction */ |
|---|
| 298 | #define PCI_CHSWP_INS 0x80 /* ENUM# status - insertion */ |
|---|
| 299 | |
|---|
| 300 | /* PCI-X registers */ |
|---|
| 301 | |
|---|
| 302 | #define PCI_X_CMD 2 /* Modes & Features */ |
|---|
| 303 | #define PCI_X_CMD_DPERR_E 0x0001 /* Data Parity Error Recovery Enable */ |
|---|
| 304 | #define PCI_X_CMD_ERO 0x0002 /* Enable Relaxed Ordering */ |
|---|
| 305 | #define PCI_X_CMD_MAX_READ 0x000c /* Max Memory Read Byte Count */ |
|---|
| 306 | #define PCI_X_CMD_MAX_SPLIT 0x0070 /* Max Outstanding Split Transactions */ |
|---|
| 307 | #define PCI_X_CMD_VERSION(x) (((x) >> 12) & 3) /* Version */ |
|---|
| 308 | #define PCI_X_STATUS 4 /* PCI-X capabilities */ |
|---|
| 309 | #define PCI_X_STATUS_DEVFN 0x000000ff /* A copy of devfn */ |
|---|
| 310 | #define PCI_X_STATUS_BUS 0x0000ff00 /* A copy of bus nr */ |
|---|
| 311 | #define PCI_X_STATUS_64BIT 0x00010000 /* 64-bit device */ |
|---|
| 312 | #define PCI_X_STATUS_133MHZ 0x00020000 /* 133 MHz capable */ |
|---|
| 313 | #define PCI_X_STATUS_SPL_DISC 0x00040000 /* Split Completion Discarded */ |
|---|
| 314 | #define PCI_X_STATUS_UNX_SPL 0x00080000 /* Unexpected Split Completion */ |
|---|
| 315 | #define PCI_X_STATUS_COMPLEX 0x00100000 /* Device Complexity */ |
|---|
| 316 | #define PCI_X_STATUS_MAX_READ 0x00600000 /* Designed Max Memory Read Count */ |
|---|
| 317 | #define PCI_X_STATUS_MAX_SPLIT 0x03800000 /* Designed Max Outstanding Split Transactions */ |
|---|
| 318 | #define PCI_X_STATUS_MAX_CUM 0x1c000000 /* Designed Max Cumulative Read Size */ |
|---|
| 319 | #define PCI_X_STATUS_SPL_ERR 0x20000000 /* Rcvd Split Completion Error Msg */ |
|---|
| 320 | #define PCI_X_STATUS_266MHZ 0x40000000 /* 266 MHz capable */ |
|---|
| 321 | #define PCI_X_STATUS_533MHZ 0x80000000 /* 533 MHz capable */ |
|---|
| 322 | |
|---|
| 323 | /* PCI Express capability registers */ |
|---|
| 324 | |
|---|
| 325 | #define PCI_EXP_FLAGS 2 /* Capabilities register */ |
|---|
| 326 | #define PCI_EXP_FLAGS_VERS 0x000f /* Capability version */ |
|---|
| 327 | #define PCI_EXP_FLAGS_TYPE 0x00f0 /* Device/Port type */ |
|---|
| 328 | #define PCI_EXP_TYPE_ENDPOINT 0x0 /* Express Endpoint */ |
|---|
| 329 | #define PCI_EXP_TYPE_LEG_END 0x1 /* Legacy Endpoint */ |
|---|
| 330 | #define PCI_EXP_TYPE_ROOT_PORT 0x4 /* Root Port */ |
|---|
| 331 | #define PCI_EXP_TYPE_UPSTREAM 0x5 /* Upstream Port */ |
|---|
| 332 | #define PCI_EXP_TYPE_DOWNSTREAM 0x6 /* Downstream Port */ |
|---|
| 333 | #define PCI_EXP_TYPE_PCI_BRIDGE 0x7 /* PCI/PCI-X Bridge */ |
|---|
| 334 | #define PCI_EXP_FLAGS_SLOT 0x0100 /* Slot implemented */ |
|---|
| 335 | #define PCI_EXP_FLAGS_IRQ 0x3e00 /* Interrupt message number */ |
|---|
| 336 | #define PCI_EXP_DEVCAP 4 /* Device capabilities */ |
|---|
| 337 | #define PCI_EXP_DEVCAP_PAYLOAD 0x07 /* Max_Payload_Size */ |
|---|
| 338 | #define PCI_EXP_DEVCAP_PHANTOM 0x18 /* Phantom functions */ |
|---|
| 339 | #define PCI_EXP_DEVCAP_EXT_TAG 0x20 /* Extended tags */ |
|---|
| 340 | #define PCI_EXP_DEVCAP_L0S 0x1c0 /* L0s Acceptable Latency */ |
|---|
| 341 | #define PCI_EXP_DEVCAP_L1 0xe00 /* L1 Acceptable Latency */ |
|---|
| 342 | #define PCI_EXP_DEVCAP_ATN_BUT 0x1000 /* Attention Button Present */ |
|---|
| 343 | #define PCI_EXP_DEVCAP_ATN_IND 0x2000 /* Attention Indicator Present */ |
|---|
| 344 | #define PCI_EXP_DEVCAP_PWR_IND 0x4000 /* Power Indicator Present */ |
|---|
| 345 | #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ |
|---|
| 346 | #define PCI_EXP_DEVCAP_PWR_SCL 0xc000000 /* Slot Power Limit Scale */ |
|---|
| 347 | #define PCI_EXP_DEVCTL 8 /* Device Control */ |
|---|
| 348 | #define PCI_EXP_DEVCTL_CERE 0x0001 /* Correctable Error Reporting En. */ |
|---|
| 349 | #define PCI_EXP_DEVCTL_NFERE 0x0002 /* Non-Fatal Error Reporting Enable */ |
|---|
| 350 | #define PCI_EXP_DEVCTL_FERE 0x0004 /* Fatal Error Reporting Enable */ |
|---|
| 351 | #define PCI_EXP_DEVCTL_URRE 0x0008 /* Unsupported Request Reporting En. */ |
|---|
| 352 | #define PCI_EXP_DEVCTL_RELAX_EN 0x0010 /* Enable relaxed ordering */ |
|---|
| 353 | #define PCI_EXP_DEVCTL_PAYLOAD 0x00e0 /* Max_Payload_Size */ |
|---|
| 354 | #define PCI_EXP_DEVCTL_EXT_TAG 0x0100 /* Extended Tag Field Enable */ |
|---|
| 355 | #define PCI_EXP_DEVCTL_PHANTOM 0x0200 /* Phantom Functions Enable */ |
|---|
| 356 | #define PCI_EXP_DEVCTL_AUX_PME 0x0400 /* Auxiliary Power PM Enable */ |
|---|
| 357 | #define PCI_EXP_DEVCTL_NOSNOOP_EN 0x0800 /* Enable No Snoop */ |
|---|
| 358 | #define PCI_EXP_DEVCTL_READRQ 0x7000 /* Max_Read_Request_Size */ |
|---|
| 359 | #define PCI_EXP_DEVSTA 10 /* Device Status */ |
|---|
| 360 | #define PCI_EXP_DEVSTA_CED 0x01 /* Correctable Error Detected */ |
|---|
| 361 | #define PCI_EXP_DEVSTA_NFED 0x02 /* Non-Fatal Error Detected */ |
|---|
| 362 | #define PCI_EXP_DEVSTA_FED 0x04 /* Fatal Error Detected */ |
|---|
| 363 | #define PCI_EXP_DEVSTA_URD 0x08 /* Unsupported Request Detected */ |
|---|
| 364 | #define PCI_EXP_DEVSTA_AUXPD 0x10 /* AUX Power Detected */ |
|---|
| 365 | #define PCI_EXP_DEVSTA_TRPND 0x20 /* Transactions Pending */ |
|---|
| 366 | #define PCI_EXP_LNKCAP 12 /* Link Capabilities */ |
|---|
| 367 | #define PCI_EXP_LNKCTL 16 /* Link Control */ |
|---|
| 368 | #define PCI_EXP_LNKSTA 18 /* Link Status */ |
|---|
| 369 | #define PCI_EXP_SLTCAP 20 /* Slot Capabilities */ |
|---|
| 370 | #define PCI_EXP_SLTCTL 24 /* Slot Control */ |
|---|
| 371 | #define PCI_EXP_SLTSTA 26 /* Slot Status */ |
|---|
| 372 | #define PCI_EXP_RTCTL 28 /* Root Control */ |
|---|
| 373 | #define PCI_EXP_RTCTL_SECEE 0x01 /* System Error on Correctable Error */ |
|---|
| 374 | #define PCI_EXP_RTCTL_SENFEE 0x02 /* System Error on Non-Fatal Error */ |
|---|
| 375 | #define PCI_EXP_RTCTL_SEFEE 0x04 /* System Error on Fatal Error */ |
|---|
| 376 | #define PCI_EXP_RTCTL_PMEIE 0x08 /* PME Interrupt Enable */ |
|---|
| 377 | #define PCI_EXP_RTCTL_CRSSVE 0x10 /* CRS Software Visibility Enable */ |
|---|
| 378 | #define PCI_EXP_RTCAP 30 /* Root Capabilities */ |
|---|
| 379 | #define PCI_EXP_RTSTA 32 /* Root Status */ |
|---|
| 380 | |
|---|
| 381 | /* Extended Capabilities (PCI-X 2.0 and Express) */ |
|---|
| 382 | #define PCI_EXT_CAP_ID(header) (header & 0x0000ffff) |
|---|
| 383 | #define PCI_EXT_CAP_VER(header) ((header >> 16) & 0xf) |
|---|
| 384 | #define PCI_EXT_CAP_NEXT(header) ((header >> 20) & 0xffc) |
|---|
| 385 | |
|---|
| 386 | #define PCI_EXT_CAP_ID_ERR 1 |
|---|
| 387 | #define PCI_EXT_CAP_ID_VC 2 |
|---|
| 388 | #define PCI_EXT_CAP_ID_DSN 3 |
|---|
| 389 | #define PCI_EXT_CAP_ID_PWR 4 |
|---|
| 390 | |
|---|
| 391 | /* Advanced Error Reporting */ |
|---|
| 392 | #define PCI_ERR_UNCOR_STATUS 4 /* Uncorrectable Error Status */ |
|---|
| 393 | #define PCI_ERR_UNC_TRAIN 0x00000001 /* Training */ |
|---|
| 394 | #define PCI_ERR_UNC_DLP 0x00000010 /* Data Link Protocol */ |
|---|
| 395 | #define PCI_ERR_UNC_POISON_TLP 0x00001000 /* Poisoned TLP */ |
|---|
| 396 | #define PCI_ERR_UNC_FCP 0x00002000 /* Flow Control Protocol */ |
|---|
| 397 | #define PCI_ERR_UNC_COMP_TIME 0x00004000 /* Completion Timeout */ |
|---|
| 398 | #define PCI_ERR_UNC_COMP_ABORT 0x00008000 /* Completer Abort */ |
|---|
| 399 | #define PCI_ERR_UNC_UNX_COMP 0x00010000 /* Unexpected Completion */ |
|---|
| 400 | #define PCI_ERR_UNC_RX_OVER 0x00020000 /* Receiver Overflow */ |
|---|
| 401 | #define PCI_ERR_UNC_MALF_TLP 0x00040000 /* Malformed TLP */ |
|---|
| 402 | #define PCI_ERR_UNC_ECRC 0x00080000 /* ECRC Error Status */ |
|---|
| 403 | #define PCI_ERR_UNC_UNSUP 0x00100000 /* Unsupported Request */ |
|---|
| 404 | #define PCI_ERR_UNCOR_MASK 8 /* Uncorrectable Error Mask */ |
|---|
| 405 | /* Same bits as above */ |
|---|
| 406 | #define PCI_ERR_UNCOR_SEVER 12 /* Uncorrectable Error Severity */ |
|---|
| 407 | /* Same bits as above */ |
|---|
| 408 | #define PCI_ERR_COR_STATUS 16 /* Correctable Error Status */ |
|---|
| 409 | #define PCI_ERR_COR_RCVR 0x00000001 /* Receiver Error Status */ |
|---|
| 410 | #define PCI_ERR_COR_BAD_TLP 0x00000040 /* Bad TLP Status */ |
|---|
| 411 | #define PCI_ERR_COR_BAD_DLLP 0x00000080 /* Bad DLLP Status */ |
|---|
| 412 | #define PCI_ERR_COR_REP_ROLL 0x00000100 /* REPLAY_NUM Rollover */ |
|---|
| 413 | #define PCI_ERR_COR_REP_TIMER 0x00001000 /* Replay Timer Timeout */ |
|---|
| 414 | #define PCI_ERR_COR_MASK 20 /* Correctable Error Mask */ |
|---|
| 415 | /* Same bits as above */ |
|---|
| 416 | #define PCI_ERR_CAP 24 /* Advanced Error Capabilities */ |
|---|
| 417 | #define PCI_ERR_CAP_FEP(x) ((x) & 31) /* First Error Pointer */ |
|---|
| 418 | #define PCI_ERR_CAP_ECRC_GENC 0x00000020 /* ECRC Generation Capable */ |
|---|
| 419 | #define PCI_ERR_CAP_ECRC_GENE 0x00000040 /* ECRC Generation Enable */ |
|---|
| 420 | #define PCI_ERR_CAP_ECRC_CHKC 0x00000080 /* ECRC Check Capable */ |
|---|
| 421 | #define PCI_ERR_CAP_ECRC_CHKE 0x00000100 /* ECRC Check Enable */ |
|---|
| 422 | #define PCI_ERR_HEADER_LOG 28 /* Header Log Register (16 bytes) */ |
|---|
| 423 | #define PCI_ERR_ROOT_COMMAND 44 /* Root Error Command */ |
|---|
| 424 | #define PCI_ERR_ROOT_STATUS 48 |
|---|
| 425 | #define PCI_ERR_ROOT_COR_SRC 52 |
|---|
| 426 | #define PCI_ERR_ROOT_SRC 54 |
|---|
| 427 | |
|---|
| 428 | /* Virtual Channel */ |
|---|
| 429 | #define PCI_VC_PORT_REG1 4 |
|---|
| 430 | #define PCI_VC_PORT_REG2 8 |
|---|
| 431 | #define PCI_VC_PORT_CTRL 12 |
|---|
| 432 | #define PCI_VC_PORT_STATUS 14 |
|---|
| 433 | #define PCI_VC_RES_CAP 16 |
|---|
| 434 | #define PCI_VC_RES_CTRL 20 |
|---|
| 435 | #define PCI_VC_RES_STATUS 26 |
|---|
| 436 | |
|---|
| 437 | /* Power Budgeting */ |
|---|
| 438 | #define PCI_PWR_DSR 4 /* Data Select Register */ |
|---|
| 439 | #define PCI_PWR_DATA 8 /* Data Register */ |
|---|
| 440 | #define PCI_PWR_DATA_BASE(x) ((x) & 0xff) /* Base Power */ |
|---|
| 441 | #define PCI_PWR_DATA_SCALE(x) (((x) >> 8) & 3) /* Data Scale */ |
|---|
| 442 | #define PCI_PWR_DATA_PM_SUB(x) (((x) >> 10) & 7) /* PM Sub State */ |
|---|
| 443 | #define PCI_PWR_DATA_PM_STATE(x) (((x) >> 13) & 3) /* PM State */ |
|---|
| 444 | #define PCI_PWR_DATA_TYPE(x) (((x) >> 15) & 7) /* Type */ |
|---|
| 445 | #define PCI_PWR_DATA_RAIL(x) (((x) >> 18) & 7) /* Power Rail */ |
|---|
| 446 | #define PCI_PWR_CAP 12 /* Capability */ |
|---|
| 447 | #define PCI_PWR_CAP_BUDGET(x) ((x) & 1) /* Included in system budget */ |
|---|
| 448 | |
|---|
| 449 | /* Include the ID list */ |
|---|
| 450 | |
|---|
| 451 | #include <linux/pci_ids.h> |
|---|
| 452 | |
|---|
| 453 | typedef int __bitwise pci_power_t; |
|---|
| 454 | |
|---|
| 455 | #define PCI_D0 ((pci_power_t) 0) |
|---|
| 456 | #define PCI_D1 ((pci_power_t) 1) |
|---|
| 457 | #define PCI_D2 ((pci_power_t) 2) |
|---|
| 458 | #define PCI_D3hot ((pci_power_t) 3) |
|---|
| 459 | #define PCI_D3cold ((pci_power_t) 4) |
|---|
| 460 | |
|---|
| 461 | /* |
|---|
| 462 | * The PCI interface treats multi-function devices as independent |
|---|
| 463 | * devices. The slot/function address of each device is encoded |
|---|
| 464 | * in a single byte as follows: |
|---|
| 465 | * |
|---|
| 466 | * 7:3 = slot |
|---|
| 467 | * 2:0 = function |
|---|
| 468 | */ |
|---|
| 469 | #define PCI_DEVFN(slot,func) ((((slot) & 0x1f) << 3) | ((func) & 0x07)) |
|---|
| 470 | #define PCI_SLOT(devfn) (((devfn) >> 3) & 0x1f) |
|---|
| 471 | #define PCI_FUNC(devfn) ((devfn) & 0x07) |
|---|
| 472 | |
|---|
| 473 | /* Ioctls for /proc/bus/pci/X/Y nodes. */ |
|---|
| 474 | #define PCIIOC_BASE ('P' << 24 | 'C' << 16 | 'I' << 8) |
|---|
| 475 | #define PCIIOC_CONTROLLER (PCIIOC_BASE | 0x00) /* Get controller for PCI device. */ |
|---|
| 476 | #define PCIIOC_MMAP_IS_IO (PCIIOC_BASE | 0x01) /* Set mmap state to I/O space. */ |
|---|
| 477 | #define PCIIOC_MMAP_IS_MEM (PCIIOC_BASE | 0x02) /* Set mmap state to MEM space. */ |
|---|
| 478 | #define PCIIOC_WRITE_COMBINE (PCIIOC_BASE | 0x03) /* Enable/disable write-combining. */ |
|---|
| 479 | |
|---|
| 480 | #endif /* LINUX_PCI_H */ |
|---|
