| 1 | /*************************************************************************** |
|---|
| 2 | * Copyright (c) 1999-2012, Broadcom Corporation |
|---|
| 3 | * All Rights Reserved |
|---|
| 4 | * Confidential Property of Broadcom Corporation |
|---|
| 5 | * |
|---|
| 6 | * |
|---|
| 7 | * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE |
|---|
| 8 | * AGREEMENT BETWEEN THE USER AND BROADCOM. YOU HAVE NO RIGHT TO USE OR |
|---|
| 9 | * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT. |
|---|
| 10 | * |
|---|
| 11 | * $brcm_Workfile: bchp_bscd.h $ |
|---|
| 12 | * $brcm_Revision: Hydra_Software_Devel/2 $ |
|---|
| 13 | * $brcm_Date: 2/7/12 1:19p $ |
|---|
| 14 | * |
|---|
| 15 | * Module Description: |
|---|
| 16 | * DO NOT EDIT THIS FILE DIRECTLY |
|---|
| 17 | * |
|---|
| 18 | * This module was generated magically with RDB from a source description |
|---|
| 19 | * file. You must edit the source file for changes to be made to this file. |
|---|
| 20 | * |
|---|
| 21 | * |
|---|
| 22 | * Date: Generated on Tue Feb 7 10:59:54 2012 |
|---|
| 23 | * MD5 Checksum d41d8cd98f00b204e9800998ecf8427e |
|---|
| 24 | * |
|---|
| 25 | * Compiled with: RDB Utility combo_header.pl |
|---|
| 26 | * RDB Parser 3.0 |
|---|
| 27 | * unknown unknown |
|---|
| 28 | * Perl Interpreter 5.008008 |
|---|
| 29 | * Operating System linux |
|---|
| 30 | * |
|---|
| 31 | * Revision History: |
|---|
| 32 | * |
|---|
| 33 | * $brcm_Log: /magnum/basemodules/chp/7552/rdb/b0/bchp_bscd.h $ |
|---|
| 34 | * |
|---|
| 35 | * Hydra_Software_Devel/2 2/7/12 1:19p pntruong |
|---|
| 36 | * SW7552-89: Synced up with central rdb. |
|---|
| 37 | * |
|---|
| 38 | ***************************************************************************/ |
|---|
| 39 | |
|---|
| 40 | #ifndef BCHP_BSCD_H__ |
|---|
| 41 | #define BCHP_BSCD_H__ |
|---|
| 42 | |
|---|
| 43 | /*************************************************************************** |
|---|
| 44 | *BSCD - Broadcom Serial Control Master D |
|---|
| 45 | ***************************************************************************/ |
|---|
| 46 | #define BCHP_BSCD_CHIP_ADDRESS 0x00408980 /* BSC Chip Address And Read/Write Control */ |
|---|
| 47 | #define BCHP_BSCD_DATA_IN0 0x00408984 /* BSC Write Data Register 0 */ |
|---|
| 48 | #define BCHP_BSCD_DATA_IN1 0x00408988 /* BSC Write Data Register 1 */ |
|---|
| 49 | #define BCHP_BSCD_DATA_IN2 0x0040898c /* BSC Write Data Register 2 */ |
|---|
| 50 | #define BCHP_BSCD_DATA_IN3 0x00408990 /* BSC Write Data Register 3 */ |
|---|
| 51 | #define BCHP_BSCD_DATA_IN4 0x00408994 /* BSC Write Data Register 4 */ |
|---|
| 52 | #define BCHP_BSCD_DATA_IN5 0x00408998 /* BSC Write Data Register 5 */ |
|---|
| 53 | #define BCHP_BSCD_DATA_IN6 0x0040899c /* BSC Write Data Register 6 */ |
|---|
| 54 | #define BCHP_BSCD_DATA_IN7 0x004089a0 /* BSC Write Data Register 7 */ |
|---|
| 55 | #define BCHP_BSCD_CNT_REG 0x004089a4 /* BSC Transfer Count Register */ |
|---|
| 56 | #define BCHP_BSCD_CTL_REG 0x004089a8 /* BSC Control Register */ |
|---|
| 57 | #define BCHP_BSCD_IIC_ENABLE 0x004089ac /* BSC Read/Write Enable And Interrupt */ |
|---|
| 58 | #define BCHP_BSCD_DATA_OUT0 0x004089b0 /* BSC Read Data Register 0 */ |
|---|
| 59 | #define BCHP_BSCD_DATA_OUT1 0x004089b4 /* BSC Read Data Register 1 */ |
|---|
| 60 | #define BCHP_BSCD_DATA_OUT2 0x004089b8 /* BSC Read Data Register 2 */ |
|---|
| 61 | #define BCHP_BSCD_DATA_OUT3 0x004089bc /* BSC Read Data Register 3 */ |
|---|
| 62 | #define BCHP_BSCD_DATA_OUT4 0x004089c0 /* BSC Read Data Register 4 */ |
|---|
| 63 | #define BCHP_BSCD_DATA_OUT5 0x004089c4 /* BSC Read Data Register 5 */ |
|---|
| 64 | #define BCHP_BSCD_DATA_OUT6 0x004089c8 /* BSC Read Data Register 6 */ |
|---|
| 65 | #define BCHP_BSCD_DATA_OUT7 0x004089cc /* BSC Read Data Register 7 */ |
|---|
| 66 | #define BCHP_BSCD_CTLHI_REG 0x004089d0 /* BSC Control Register */ |
|---|
| 67 | #define BCHP_BSCD_SCL_PARAM 0x004089d4 /* BSC SCL Parameter Register */ |
|---|
| 68 | |
|---|
| 69 | /*************************************************************************** |
|---|
| 70 | *CHIP_ADDRESS - BSC Chip Address And Read/Write Control |
|---|
| 71 | ***************************************************************************/ |
|---|
| 72 | /* BSCD :: CHIP_ADDRESS :: reserved0 [31:08] */ |
|---|
| 73 | #define BCHP_BSCD_CHIP_ADDRESS_reserved0_MASK 0xffffff00 |
|---|
| 74 | #define BCHP_BSCD_CHIP_ADDRESS_reserved0_SHIFT 8 |
|---|
| 75 | |
|---|
| 76 | /* BSCD :: CHIP_ADDRESS :: CHIP_ADDRESS [07:01] */ |
|---|
| 77 | #define BCHP_BSCD_CHIP_ADDRESS_CHIP_ADDRESS_MASK 0x000000fe |
|---|
| 78 | #define BCHP_BSCD_CHIP_ADDRESS_CHIP_ADDRESS_SHIFT 1 |
|---|
| 79 | #define BCHP_BSCD_CHIP_ADDRESS_CHIP_ADDRESS_DEFAULT 0x00000000 |
|---|
| 80 | |
|---|
| 81 | /* BSCD :: CHIP_ADDRESS :: SPARE [00:00] */ |
|---|
| 82 | #define BCHP_BSCD_CHIP_ADDRESS_SPARE_MASK 0x00000001 |
|---|
| 83 | #define BCHP_BSCD_CHIP_ADDRESS_SPARE_SHIFT 0 |
|---|
| 84 | #define BCHP_BSCD_CHIP_ADDRESS_SPARE_DEFAULT 0x00000000 |
|---|
| 85 | |
|---|
| 86 | /*************************************************************************** |
|---|
| 87 | *DATA_IN0 - BSC Write Data Register 0 |
|---|
| 88 | ***************************************************************************/ |
|---|
| 89 | /* BSCD :: DATA_IN0 :: DATA_IN0 [31:00] */ |
|---|
| 90 | #define BCHP_BSCD_DATA_IN0_DATA_IN0_MASK 0xffffffff |
|---|
| 91 | #define BCHP_BSCD_DATA_IN0_DATA_IN0_SHIFT 0 |
|---|
| 92 | |
|---|
| 93 | /*************************************************************************** |
|---|
| 94 | *DATA_IN1 - BSC Write Data Register 1 |
|---|
| 95 | ***************************************************************************/ |
|---|
| 96 | /* BSCD :: DATA_IN1 :: DATA_IN1 [31:00] */ |
|---|
| 97 | #define BCHP_BSCD_DATA_IN1_DATA_IN1_MASK 0xffffffff |
|---|
| 98 | #define BCHP_BSCD_DATA_IN1_DATA_IN1_SHIFT 0 |
|---|
| 99 | |
|---|
| 100 | /*************************************************************************** |
|---|
| 101 | *DATA_IN2 - BSC Write Data Register 2 |
|---|
| 102 | ***************************************************************************/ |
|---|
| 103 | /* BSCD :: DATA_IN2 :: DATA_IN2 [31:00] */ |
|---|
| 104 | #define BCHP_BSCD_DATA_IN2_DATA_IN2_MASK 0xffffffff |
|---|
| 105 | #define BCHP_BSCD_DATA_IN2_DATA_IN2_SHIFT 0 |
|---|
| 106 | |
|---|
| 107 | /*************************************************************************** |
|---|
| 108 | *DATA_IN3 - BSC Write Data Register 3 |
|---|
| 109 | ***************************************************************************/ |
|---|
| 110 | /* BSCD :: DATA_IN3 :: DATA_IN3 [31:00] */ |
|---|
| 111 | #define BCHP_BSCD_DATA_IN3_DATA_IN3_MASK 0xffffffff |
|---|
| 112 | #define BCHP_BSCD_DATA_IN3_DATA_IN3_SHIFT 0 |
|---|
| 113 | |
|---|
| 114 | /*************************************************************************** |
|---|
| 115 | *DATA_IN4 - BSC Write Data Register 4 |
|---|
| 116 | ***************************************************************************/ |
|---|
| 117 | /* BSCD :: DATA_IN4 :: DATA_IN4 [31:00] */ |
|---|
| 118 | #define BCHP_BSCD_DATA_IN4_DATA_IN4_MASK 0xffffffff |
|---|
| 119 | #define BCHP_BSCD_DATA_IN4_DATA_IN4_SHIFT 0 |
|---|
| 120 | |
|---|
| 121 | /*************************************************************************** |
|---|
| 122 | *DATA_IN5 - BSC Write Data Register 5 |
|---|
| 123 | ***************************************************************************/ |
|---|
| 124 | /* BSCD :: DATA_IN5 :: DATA_IN5 [31:00] */ |
|---|
| 125 | #define BCHP_BSCD_DATA_IN5_DATA_IN5_MASK 0xffffffff |
|---|
| 126 | #define BCHP_BSCD_DATA_IN5_DATA_IN5_SHIFT 0 |
|---|
| 127 | |
|---|
| 128 | /*************************************************************************** |
|---|
| 129 | *DATA_IN6 - BSC Write Data Register 6 |
|---|
| 130 | ***************************************************************************/ |
|---|
| 131 | /* BSCD :: DATA_IN6 :: DATA_IN6 [31:00] */ |
|---|
| 132 | #define BCHP_BSCD_DATA_IN6_DATA_IN6_MASK 0xffffffff |
|---|
| 133 | #define BCHP_BSCD_DATA_IN6_DATA_IN6_SHIFT 0 |
|---|
| 134 | |
|---|
| 135 | /*************************************************************************** |
|---|
| 136 | *DATA_IN7 - BSC Write Data Register 7 |
|---|
| 137 | ***************************************************************************/ |
|---|
| 138 | /* BSCD :: DATA_IN7 :: DATA_IN7 [31:00] */ |
|---|
| 139 | #define BCHP_BSCD_DATA_IN7_DATA_IN7_MASK 0xffffffff |
|---|
| 140 | #define BCHP_BSCD_DATA_IN7_DATA_IN7_SHIFT 0 |
|---|
| 141 | |
|---|
| 142 | /*************************************************************************** |
|---|
| 143 | *CNT_REG - BSC Transfer Count Register |
|---|
| 144 | ***************************************************************************/ |
|---|
| 145 | /* BSCD :: CNT_REG :: reserved0 [31:12] */ |
|---|
| 146 | #define BCHP_BSCD_CNT_REG_reserved0_MASK 0xfffff000 |
|---|
| 147 | #define BCHP_BSCD_CNT_REG_reserved0_SHIFT 12 |
|---|
| 148 | |
|---|
| 149 | /* BSCD :: CNT_REG :: CNT_REG2 [11:06] */ |
|---|
| 150 | #define BCHP_BSCD_CNT_REG_CNT_REG2_MASK 0x00000fc0 |
|---|
| 151 | #define BCHP_BSCD_CNT_REG_CNT_REG2_SHIFT 6 |
|---|
| 152 | #define BCHP_BSCD_CNT_REG_CNT_REG2_DEFAULT 0x00000000 |
|---|
| 153 | |
|---|
| 154 | /* BSCD :: CNT_REG :: CNT_REG1 [05:00] */ |
|---|
| 155 | #define BCHP_BSCD_CNT_REG_CNT_REG1_MASK 0x0000003f |
|---|
| 156 | #define BCHP_BSCD_CNT_REG_CNT_REG1_SHIFT 0 |
|---|
| 157 | #define BCHP_BSCD_CNT_REG_CNT_REG1_DEFAULT 0x00000000 |
|---|
| 158 | |
|---|
| 159 | /*************************************************************************** |
|---|
| 160 | *CTL_REG - BSC Control Register |
|---|
| 161 | ***************************************************************************/ |
|---|
| 162 | /* BSCD :: CTL_REG :: reserved0 [31:11] */ |
|---|
| 163 | #define BCHP_BSCD_CTL_REG_reserved0_MASK 0xfffff800 |
|---|
| 164 | #define BCHP_BSCD_CTL_REG_reserved0_SHIFT 11 |
|---|
| 165 | |
|---|
| 166 | /* BSCD :: CTL_REG :: SDA_DELAY_SEL [10:08] */ |
|---|
| 167 | #define BCHP_BSCD_CTL_REG_SDA_DELAY_SEL_MASK 0x00000700 |
|---|
| 168 | #define BCHP_BSCD_CTL_REG_SDA_DELAY_SEL_SHIFT 8 |
|---|
| 169 | #define BCHP_BSCD_CTL_REG_SDA_DELAY_SEL_DEFAULT 0x00000000 |
|---|
| 170 | |
|---|
| 171 | /* BSCD :: CTL_REG :: DIV_CLK [07:07] */ |
|---|
| 172 | #define BCHP_BSCD_CTL_REG_DIV_CLK_MASK 0x00000080 |
|---|
| 173 | #define BCHP_BSCD_CTL_REG_DIV_CLK_SHIFT 7 |
|---|
| 174 | #define BCHP_BSCD_CTL_REG_DIV_CLK_DEFAULT 0x00000000 |
|---|
| 175 | |
|---|
| 176 | /* BSCD :: CTL_REG :: INT_EN [06:06] */ |
|---|
| 177 | #define BCHP_BSCD_CTL_REG_INT_EN_MASK 0x00000040 |
|---|
| 178 | #define BCHP_BSCD_CTL_REG_INT_EN_SHIFT 6 |
|---|
| 179 | #define BCHP_BSCD_CTL_REG_INT_EN_DEFAULT 0x00000000 |
|---|
| 180 | |
|---|
| 181 | /* BSCD :: CTL_REG :: SCL_SEL [05:04] */ |
|---|
| 182 | #define BCHP_BSCD_CTL_REG_SCL_SEL_MASK 0x00000030 |
|---|
| 183 | #define BCHP_BSCD_CTL_REG_SCL_SEL_SHIFT 4 |
|---|
| 184 | #define BCHP_BSCD_CTL_REG_SCL_SEL_DEFAULT 0x00000000 |
|---|
| 185 | |
|---|
| 186 | /* BSCD :: CTL_REG :: DELAY_DIS [03:03] */ |
|---|
| 187 | #define BCHP_BSCD_CTL_REG_DELAY_DIS_MASK 0x00000008 |
|---|
| 188 | #define BCHP_BSCD_CTL_REG_DELAY_DIS_SHIFT 3 |
|---|
| 189 | #define BCHP_BSCD_CTL_REG_DELAY_DIS_DEFAULT 0x00000000 |
|---|
| 190 | |
|---|
| 191 | /* BSCD :: CTL_REG :: DEGLITCH_DIS [02:02] */ |
|---|
| 192 | #define BCHP_BSCD_CTL_REG_DEGLITCH_DIS_MASK 0x00000004 |
|---|
| 193 | #define BCHP_BSCD_CTL_REG_DEGLITCH_DIS_SHIFT 2 |
|---|
| 194 | #define BCHP_BSCD_CTL_REG_DEGLITCH_DIS_DEFAULT 0x00000000 |
|---|
| 195 | |
|---|
| 196 | /* BSCD :: CTL_REG :: DTF [01:00] */ |
|---|
| 197 | #define BCHP_BSCD_CTL_REG_DTF_MASK 0x00000003 |
|---|
| 198 | #define BCHP_BSCD_CTL_REG_DTF_SHIFT 0 |
|---|
| 199 | #define BCHP_BSCD_CTL_REG_DTF_DEFAULT 0x00000000 |
|---|
| 200 | |
|---|
| 201 | /*************************************************************************** |
|---|
| 202 | *IIC_ENABLE - BSC Read/Write Enable And Interrupt |
|---|
| 203 | ***************************************************************************/ |
|---|
| 204 | /* BSCD :: IIC_ENABLE :: reserved0 [31:07] */ |
|---|
| 205 | #define BCHP_BSCD_IIC_ENABLE_reserved0_MASK 0xffffff80 |
|---|
| 206 | #define BCHP_BSCD_IIC_ENABLE_reserved0_SHIFT 7 |
|---|
| 207 | |
|---|
| 208 | /* BSCD :: IIC_ENABLE :: RESTART [06:06] */ |
|---|
| 209 | #define BCHP_BSCD_IIC_ENABLE_RESTART_MASK 0x00000040 |
|---|
| 210 | #define BCHP_BSCD_IIC_ENABLE_RESTART_SHIFT 6 |
|---|
| 211 | #define BCHP_BSCD_IIC_ENABLE_RESTART_DEFAULT 0x00000000 |
|---|
| 212 | |
|---|
| 213 | /* BSCD :: IIC_ENABLE :: NO_START [05:05] */ |
|---|
| 214 | #define BCHP_BSCD_IIC_ENABLE_NO_START_MASK 0x00000020 |
|---|
| 215 | #define BCHP_BSCD_IIC_ENABLE_NO_START_SHIFT 5 |
|---|
| 216 | #define BCHP_BSCD_IIC_ENABLE_NO_START_DEFAULT 0x00000000 |
|---|
| 217 | |
|---|
| 218 | /* BSCD :: IIC_ENABLE :: NO_STOP [04:04] */ |
|---|
| 219 | #define BCHP_BSCD_IIC_ENABLE_NO_STOP_MASK 0x00000010 |
|---|
| 220 | #define BCHP_BSCD_IIC_ENABLE_NO_STOP_SHIFT 4 |
|---|
| 221 | #define BCHP_BSCD_IIC_ENABLE_NO_STOP_DEFAULT 0x00000000 |
|---|
| 222 | |
|---|
| 223 | /* BSCD :: IIC_ENABLE :: reserved1 [03:03] */ |
|---|
| 224 | #define BCHP_BSCD_IIC_ENABLE_reserved1_MASK 0x00000008 |
|---|
| 225 | #define BCHP_BSCD_IIC_ENABLE_reserved1_SHIFT 3 |
|---|
| 226 | |
|---|
| 227 | /* BSCD :: IIC_ENABLE :: NO_ACK [02:02] */ |
|---|
| 228 | #define BCHP_BSCD_IIC_ENABLE_NO_ACK_MASK 0x00000004 |
|---|
| 229 | #define BCHP_BSCD_IIC_ENABLE_NO_ACK_SHIFT 2 |
|---|
| 230 | #define BCHP_BSCD_IIC_ENABLE_NO_ACK_DEFAULT 0x00000000 |
|---|
| 231 | |
|---|
| 232 | /* BSCD :: IIC_ENABLE :: INTRP [01:01] */ |
|---|
| 233 | #define BCHP_BSCD_IIC_ENABLE_INTRP_MASK 0x00000002 |
|---|
| 234 | #define BCHP_BSCD_IIC_ENABLE_INTRP_SHIFT 1 |
|---|
| 235 | #define BCHP_BSCD_IIC_ENABLE_INTRP_DEFAULT 0x00000000 |
|---|
| 236 | |
|---|
| 237 | /* BSCD :: IIC_ENABLE :: ENABLE [00:00] */ |
|---|
| 238 | #define BCHP_BSCD_IIC_ENABLE_ENABLE_MASK 0x00000001 |
|---|
| 239 | #define BCHP_BSCD_IIC_ENABLE_ENABLE_SHIFT 0 |
|---|
| 240 | #define BCHP_BSCD_IIC_ENABLE_ENABLE_DEFAULT 0x00000000 |
|---|
| 241 | |
|---|
| 242 | /*************************************************************************** |
|---|
| 243 | *DATA_OUT0 - BSC Read Data Register 0 |
|---|
| 244 | ***************************************************************************/ |
|---|
| 245 | /* BSCD :: DATA_OUT0 :: DATA_OUT0 [31:00] */ |
|---|
| 246 | #define BCHP_BSCD_DATA_OUT0_DATA_OUT0_MASK 0xffffffff |
|---|
| 247 | #define BCHP_BSCD_DATA_OUT0_DATA_OUT0_SHIFT 0 |
|---|
| 248 | |
|---|
| 249 | /*************************************************************************** |
|---|
| 250 | *DATA_OUT1 - BSC Read Data Register 1 |
|---|
| 251 | ***************************************************************************/ |
|---|
| 252 | /* BSCD :: DATA_OUT1 :: DATA_OUT1 [31:00] */ |
|---|
| 253 | #define BCHP_BSCD_DATA_OUT1_DATA_OUT1_MASK 0xffffffff |
|---|
| 254 | #define BCHP_BSCD_DATA_OUT1_DATA_OUT1_SHIFT 0 |
|---|
| 255 | |
|---|
| 256 | /*************************************************************************** |
|---|
| 257 | *DATA_OUT2 - BSC Read Data Register 2 |
|---|
| 258 | ***************************************************************************/ |
|---|
| 259 | /* BSCD :: DATA_OUT2 :: DATA_OUT2 [31:00] */ |
|---|
| 260 | #define BCHP_BSCD_DATA_OUT2_DATA_OUT2_MASK 0xffffffff |
|---|
| 261 | #define BCHP_BSCD_DATA_OUT2_DATA_OUT2_SHIFT 0 |
|---|
| 262 | |
|---|
| 263 | /*************************************************************************** |
|---|
| 264 | *DATA_OUT3 - BSC Read Data Register 3 |
|---|
| 265 | ***************************************************************************/ |
|---|
| 266 | /* BSCD :: DATA_OUT3 :: DATA_OUT3 [31:00] */ |
|---|
| 267 | #define BCHP_BSCD_DATA_OUT3_DATA_OUT3_MASK 0xffffffff |
|---|
| 268 | #define BCHP_BSCD_DATA_OUT3_DATA_OUT3_SHIFT 0 |
|---|
| 269 | |
|---|
| 270 | /*************************************************************************** |
|---|
| 271 | *DATA_OUT4 - BSC Read Data Register 4 |
|---|
| 272 | ***************************************************************************/ |
|---|
| 273 | /* BSCD :: DATA_OUT4 :: DATA_OUT4 [31:00] */ |
|---|
| 274 | #define BCHP_BSCD_DATA_OUT4_DATA_OUT4_MASK 0xffffffff |
|---|
| 275 | #define BCHP_BSCD_DATA_OUT4_DATA_OUT4_SHIFT 0 |
|---|
| 276 | |
|---|
| 277 | /*************************************************************************** |
|---|
| 278 | *DATA_OUT5 - BSC Read Data Register 5 |
|---|
| 279 | ***************************************************************************/ |
|---|
| 280 | /* BSCD :: DATA_OUT5 :: DATA_OUT5 [31:00] */ |
|---|
| 281 | #define BCHP_BSCD_DATA_OUT5_DATA_OUT5_MASK 0xffffffff |
|---|
| 282 | #define BCHP_BSCD_DATA_OUT5_DATA_OUT5_SHIFT 0 |
|---|
| 283 | |
|---|
| 284 | /*************************************************************************** |
|---|
| 285 | *DATA_OUT6 - BSC Read Data Register 6 |
|---|
| 286 | ***************************************************************************/ |
|---|
| 287 | /* BSCD :: DATA_OUT6 :: DATA_OUT6 [31:00] */ |
|---|
| 288 | #define BCHP_BSCD_DATA_OUT6_DATA_OUT6_MASK 0xffffffff |
|---|
| 289 | #define BCHP_BSCD_DATA_OUT6_DATA_OUT6_SHIFT 0 |
|---|
| 290 | |
|---|
| 291 | /*************************************************************************** |
|---|
| 292 | *DATA_OUT7 - BSC Read Data Register 7 |
|---|
| 293 | ***************************************************************************/ |
|---|
| 294 | /* BSCD :: DATA_OUT7 :: DATA_OUT7 [31:00] */ |
|---|
| 295 | #define BCHP_BSCD_DATA_OUT7_DATA_OUT7_MASK 0xffffffff |
|---|
| 296 | #define BCHP_BSCD_DATA_OUT7_DATA_OUT7_SHIFT 0 |
|---|
| 297 | |
|---|
| 298 | /*************************************************************************** |
|---|
| 299 | *CTLHI_REG - BSC Control Register |
|---|
| 300 | ***************************************************************************/ |
|---|
| 301 | /* BSCD :: CTLHI_REG :: reserved0 [31:08] */ |
|---|
| 302 | #define BCHP_BSCD_CTLHI_REG_reserved0_MASK 0xffffff00 |
|---|
| 303 | #define BCHP_BSCD_CTLHI_REG_reserved0_SHIFT 8 |
|---|
| 304 | |
|---|
| 305 | /* BSCD :: CTLHI_REG :: INPUT_SWITCHING_LEVEL [07:07] */ |
|---|
| 306 | #define BCHP_BSCD_CTLHI_REG_INPUT_SWITCHING_LEVEL_MASK 0x00000080 |
|---|
| 307 | #define BCHP_BSCD_CTLHI_REG_INPUT_SWITCHING_LEVEL_SHIFT 7 |
|---|
| 308 | #define BCHP_BSCD_CTLHI_REG_INPUT_SWITCHING_LEVEL_DEFAULT 0x00000000 |
|---|
| 309 | |
|---|
| 310 | /* BSCD :: CTLHI_REG :: DATA_REG_SIZE [06:06] */ |
|---|
| 311 | #define BCHP_BSCD_CTLHI_REG_DATA_REG_SIZE_MASK 0x00000040 |
|---|
| 312 | #define BCHP_BSCD_CTLHI_REG_DATA_REG_SIZE_SHIFT 6 |
|---|
| 313 | #define BCHP_BSCD_CTLHI_REG_DATA_REG_SIZE_DEFAULT 0x00000000 |
|---|
| 314 | |
|---|
| 315 | /* BSCD :: CTLHI_REG :: reserved1 [05:02] */ |
|---|
| 316 | #define BCHP_BSCD_CTLHI_REG_reserved1_MASK 0x0000003c |
|---|
| 317 | #define BCHP_BSCD_CTLHI_REG_reserved1_SHIFT 2 |
|---|
| 318 | |
|---|
| 319 | /* BSCD :: CTLHI_REG :: IGNORE_ACK [01:01] */ |
|---|
| 320 | #define BCHP_BSCD_CTLHI_REG_IGNORE_ACK_MASK 0x00000002 |
|---|
| 321 | #define BCHP_BSCD_CTLHI_REG_IGNORE_ACK_SHIFT 1 |
|---|
| 322 | #define BCHP_BSCD_CTLHI_REG_IGNORE_ACK_DEFAULT 0x00000000 |
|---|
| 323 | |
|---|
| 324 | /* BSCD :: CTLHI_REG :: WAIT_DIS [00:00] */ |
|---|
| 325 | #define BCHP_BSCD_CTLHI_REG_WAIT_DIS_MASK 0x00000001 |
|---|
| 326 | #define BCHP_BSCD_CTLHI_REG_WAIT_DIS_SHIFT 0 |
|---|
| 327 | #define BCHP_BSCD_CTLHI_REG_WAIT_DIS_DEFAULT 0x00000000 |
|---|
| 328 | |
|---|
| 329 | /*************************************************************************** |
|---|
| 330 | *SCL_PARAM - BSC SCL Parameter Register |
|---|
| 331 | ***************************************************************************/ |
|---|
| 332 | /* BSCD :: SCL_PARAM :: reserved_for_eco0 [31:00] */ |
|---|
| 333 | #define BCHP_BSCD_SCL_PARAM_reserved_for_eco0_MASK 0xffffffff |
|---|
| 334 | #define BCHP_BSCD_SCL_PARAM_reserved_for_eco0_SHIFT 0 |
|---|
| 335 | #define BCHP_BSCD_SCL_PARAM_reserved_for_eco0_DEFAULT 0x00000000 |
|---|
| 336 | |
|---|
| 337 | #endif /* #ifndef BCHP_BSCD_H__ */ |
|---|
| 338 | |
|---|
| 339 | /* End of File */ |
|---|
