source: svn/newcon3bcm2_21bu/magnum/basemodules/chp/7552/rdb/b0/bchp_pm.h

Last change on this file was 76, checked in by megakiss, 10 years ago

1W 대기전력을 만족시키기 위하여 POWEROFF시 튜너를 Standby 상태로 함

  • Property svn:executable set to *
File size: 12.3 KB
Line 
1/***************************************************************************
2 *     Copyright (c) 1999-2012, Broadcom Corporation
3 *     All Rights Reserved
4 *     Confidential Property of Broadcom Corporation
5 *
6 *
7 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
8 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
9 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
10 *
11 * $brcm_Workfile: bchp_pm.h $
12 * $brcm_Revision: Hydra_Software_Devel/3 $
13 * $brcm_Date: 2/7/12 1:36p $
14 *
15 * Module Description:
16 *                     DO NOT EDIT THIS FILE DIRECTLY
17 *
18 * This module was generated magically with RDB from a source description
19 * file. You must edit the source file for changes to be made to this file.
20 *
21 *
22 * Date:           Generated on         Tue Feb  7 10:59:54 2012
23 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
24 *
25 * Compiled with:  RDB Utility          combo_header.pl
26 *                 RDB Parser           3.0
27 *                 unknown              unknown
28 *                 Perl Interpreter     5.008008
29 *                 Operating System     linux
30 *
31 * Revision History:
32 *
33 * $brcm_Log: /magnum/basemodules/chp/7552/rdb/b0/bchp_pm.h $
34 *
35 * Hydra_Software_Devel/3   2/7/12 1:36p pntruong
36 * SW7552-89: Synced up with central rdb.
37 *
38 ***************************************************************************/
39
40#ifndef BCHP_PM_H__
41#define BCHP_PM_H__
42
43/***************************************************************************
44 *PM - Peripheral Module Configuration
45 ***************************************************************************/
46#define BCHP_PM_CONFIG                           0x00406180 /* PERIPHERAL MODULE CONFIGURATION REGISTER */
47#define BCHP_PM_CLK_CTRL                         0x00406184 /* UPG Clock control register */
48#define BCHP_PM_RST_CTRL                         0x00406188 /* UPG reset control register */
49
50/***************************************************************************
51 *CONFIG - PERIPHERAL MODULE CONFIGURATION REGISTER
52 ***************************************************************************/
53/* PM :: CONFIG :: reserved_for_eco0 [31:23] */
54#define BCHP_PM_CONFIG_reserved_for_eco0_MASK                      0xff800000
55#define BCHP_PM_CONFIG_reserved_for_eco0_SHIFT                     23
56#define BCHP_PM_CONFIG_reserved_for_eco0_DEFAULT                   0x00000000
57
58/* PM :: CONFIG :: uart_enable_busy_detect [22:22] */
59#define BCHP_PM_CONFIG_uart_enable_busy_detect_MASK                0x00400000
60#define BCHP_PM_CONFIG_uart_enable_busy_detect_SHIFT               22
61#define BCHP_PM_CONFIG_uart_enable_busy_detect_DEFAULT             0x00000000
62
63/* PM :: CONFIG :: uart_disable_busy_wr [21:21] */
64#define BCHP_PM_CONFIG_uart_disable_busy_wr_MASK                   0x00200000
65#define BCHP_PM_CONFIG_uart_disable_busy_wr_SHIFT                  21
66#define BCHP_PM_CONFIG_uart_disable_busy_wr_DEFAULT                0x00000000
67
68/* PM :: CONFIG :: reserved1 [20:16] */
69#define BCHP_PM_CONFIG_reserved1_MASK                              0x001f0000
70#define BCHP_PM_CONFIG_reserved1_SHIFT                             16
71
72/* PM :: CONFIG :: uart_clk_sel [15:15] */
73#define BCHP_PM_CONFIG_uart_clk_sel_MASK                           0x00008000
74#define BCHP_PM_CONFIG_uart_clk_sel_SHIFT                          15
75#define BCHP_PM_CONFIG_uart_clk_sel_DEFAULT                        0x00000000
76
77/* PM :: CONFIG :: uart_sw_reset [14:14] */
78#define BCHP_PM_CONFIG_uart_sw_reset_MASK                          0x00004000
79#define BCHP_PM_CONFIG_uart_sw_reset_SHIFT                         14
80#define BCHP_PM_CONFIG_uart_sw_reset_DEFAULT                       0x00000000
81
82/* PM :: CONFIG :: reserved_for_eco2 [13:11] */
83#define BCHP_PM_CONFIG_reserved_for_eco2_MASK                      0x00003800
84#define BCHP_PM_CONFIG_reserved_for_eco2_SHIFT                     11
85#define BCHP_PM_CONFIG_reserved_for_eco2_DEFAULT                   0x00000000
86
87/* PM :: CONFIG :: mcif_sw_init [10:10] */
88#define BCHP_PM_CONFIG_mcif_sw_init_MASK                           0x00000400
89#define BCHP_PM_CONFIG_mcif_sw_init_SHIFT                          10
90#define BCHP_PM_CONFIG_mcif_sw_init_DEFAULT                        0x00000000
91
92/* PM :: CONFIG :: mcif_sw_reset [09:09] */
93#define BCHP_PM_CONFIG_mcif_sw_reset_MASK                          0x00000200
94#define BCHP_PM_CONFIG_mcif_sw_reset_SHIFT                         9
95#define BCHP_PM_CONFIG_mcif_sw_reset_DEFAULT                       0x00000000
96
97/* PM :: CONFIG :: sc_late_sw_reset [08:08] */
98#define BCHP_PM_CONFIG_sc_late_sw_reset_MASK                       0x00000100
99#define BCHP_PM_CONFIG_sc_late_sw_reset_SHIFT                      8
100#define BCHP_PM_CONFIG_sc_late_sw_reset_DEFAULT                    0x00000000
101
102/* PM :: CONFIG :: sc_sw_reset [07:07] */
103#define BCHP_PM_CONFIG_sc_sw_reset_MASK                            0x00000080
104#define BCHP_PM_CONFIG_sc_sw_reset_SHIFT                           7
105#define BCHP_PM_CONFIG_sc_sw_reset_DEFAULT                         0x00000000
106
107/* PM :: CONFIG :: reserved_for_eco3 [06:00] */
108#define BCHP_PM_CONFIG_reserved_for_eco3_MASK                      0x0000007f
109#define BCHP_PM_CONFIG_reserved_for_eco3_SHIFT                     0
110#define BCHP_PM_CONFIG_reserved_for_eco3_DEFAULT                   0x00000000
111
112/***************************************************************************
113 *CLK_CTRL - UPG Clock control register
114 ***************************************************************************/
115/* PM :: CLK_CTRL :: reserved0 [31:18] */
116#define BCHP_PM_CLK_CTRL_reserved0_MASK                            0xfffc0000
117#define BCHP_PM_CLK_CTRL_reserved0_SHIFT                           18
118
119/* PM :: CLK_CTRL :: tmon [17:17] */
120#define BCHP_PM_CLK_CTRL_tmon_MASK                                 0x00020000
121#define BCHP_PM_CLK_CTRL_tmon_SHIFT                                17
122#define BCHP_PM_CLK_CTRL_tmon_DEFAULT                              0x00000001
123
124/* PM :: CLK_CTRL :: timer [16:16] */
125#define BCHP_PM_CLK_CTRL_timer_MASK                                0x00010000
126#define BCHP_PM_CLK_CTRL_timer_SHIFT                               16
127#define BCHP_PM_CLK_CTRL_timer_DEFAULT                             0x00000001
128
129/* PM :: CLK_CTRL :: gpio [15:15] */
130#define BCHP_PM_CLK_CTRL_gpio_MASK                                 0x00008000
131#define BCHP_PM_CLK_CTRL_gpio_SHIFT                                15
132#define BCHP_PM_CLK_CTRL_gpio_DEFAULT                              0x00000001
133
134/* PM :: CLK_CTRL :: reserved_for_eco1 [14:10] */
135#define BCHP_PM_CLK_CTRL_reserved_for_eco1_MASK                    0x00007c00
136#define BCHP_PM_CLK_CTRL_reserved_for_eco1_SHIFT                   10
137#define BCHP_PM_CLK_CTRL_reserved_for_eco1_DEFAULT                 0x00000000
138
139/* PM :: CLK_CTRL :: pwmb [09:09] */
140#define BCHP_PM_CLK_CTRL_pwmb_MASK                                 0x00000200
141#define BCHP_PM_CLK_CTRL_pwmb_SHIFT                                9
142#define BCHP_PM_CLK_CTRL_pwmb_DEFAULT                              0x00000001
143
144/* PM :: CLK_CTRL :: pwma [08:08] */
145#define BCHP_PM_CLK_CTRL_pwma_MASK                                 0x00000100
146#define BCHP_PM_CLK_CTRL_pwma_SHIFT                                8
147#define BCHP_PM_CLK_CTRL_pwma_DEFAULT                              0x00000001
148
149/* PM :: CLK_CTRL :: reserved_for_eco2 [07:05] */
150#define BCHP_PM_CLK_CTRL_reserved_for_eco2_MASK                    0x000000e0
151#define BCHP_PM_CLK_CTRL_reserved_for_eco2_SHIFT                   5
152#define BCHP_PM_CLK_CTRL_reserved_for_eco2_DEFAULT                 0x00000000
153
154/* PM :: CLK_CTRL :: bscc [04:04] */
155#define BCHP_PM_CLK_CTRL_bscc_MASK                                 0x00000010
156#define BCHP_PM_CLK_CTRL_bscc_SHIFT                                4
157#define BCHP_PM_CLK_CTRL_bscc_DEFAULT                              0x00000001
158
159/* PM :: CLK_CTRL :: bscb [03:03] */
160#define BCHP_PM_CLK_CTRL_bscb_MASK                                 0x00000008
161#define BCHP_PM_CLK_CTRL_bscb_SHIFT                                3
162#define BCHP_PM_CLK_CTRL_bscb_DEFAULT                              0x00000001
163
164/* PM :: CLK_CTRL :: bsca [02:02] */
165#define BCHP_PM_CLK_CTRL_bsca_MASK                                 0x00000004
166#define BCHP_PM_CLK_CTRL_bsca_SHIFT                                2
167#define BCHP_PM_CLK_CTRL_bsca_DEFAULT                              0x00000001
168
169/* PM :: CLK_CTRL :: reserved_for_eco3 [01:01] */
170#define BCHP_PM_CLK_CTRL_reserved_for_eco3_MASK                    0x00000002
171#define BCHP_PM_CLK_CTRL_reserved_for_eco3_SHIFT                   1
172#define BCHP_PM_CLK_CTRL_reserved_for_eco3_DEFAULT                 0x00000000
173
174/* PM :: CLK_CTRL :: irb [00:00] */
175#define BCHP_PM_CLK_CTRL_irb_MASK                                  0x00000001
176#define BCHP_PM_CLK_CTRL_irb_SHIFT                                 0
177#define BCHP_PM_CLK_CTRL_irb_DEFAULT                               0x00000001
178
179/***************************************************************************
180 *RST_CTRL - UPG reset control register
181 ***************************************************************************/
182/* PM :: RST_CTRL :: reserved0 [31:18] */
183#define BCHP_PM_RST_CTRL_reserved0_MASK                            0xfffc0000
184#define BCHP_PM_RST_CTRL_reserved0_SHIFT                           18
185
186/* PM :: RST_CTRL :: tmon [17:17] */
187#define BCHP_PM_RST_CTRL_tmon_MASK                                 0x00020000
188#define BCHP_PM_RST_CTRL_tmon_SHIFT                                17
189#define BCHP_PM_RST_CTRL_tmon_DEFAULT                              0x00000000
190
191/* PM :: RST_CTRL :: timer [16:16] */
192#define BCHP_PM_RST_CTRL_timer_MASK                                0x00010000
193#define BCHP_PM_RST_CTRL_timer_SHIFT                               16
194#define BCHP_PM_RST_CTRL_timer_DEFAULT                             0x00000000
195
196/* PM :: RST_CTRL :: gpio [15:15] */
197#define BCHP_PM_RST_CTRL_gpio_MASK                                 0x00008000
198#define BCHP_PM_RST_CTRL_gpio_SHIFT                                15
199#define BCHP_PM_RST_CTRL_gpio_DEFAULT                              0x00000000
200
201/* PM :: RST_CTRL :: reserved_for_eco1 [14:10] */
202#define BCHP_PM_RST_CTRL_reserved_for_eco1_MASK                    0x00007c00
203#define BCHP_PM_RST_CTRL_reserved_for_eco1_SHIFT                   10
204#define BCHP_PM_RST_CTRL_reserved_for_eco1_DEFAULT                 0x00000000
205
206/* PM :: RST_CTRL :: pwmb [09:09] */
207#define BCHP_PM_RST_CTRL_pwmb_MASK                                 0x00000200
208#define BCHP_PM_RST_CTRL_pwmb_SHIFT                                9
209#define BCHP_PM_RST_CTRL_pwmb_DEFAULT                              0x00000000
210
211/* PM :: RST_CTRL :: pwma [08:08] */
212#define BCHP_PM_RST_CTRL_pwma_MASK                                 0x00000100
213#define BCHP_PM_RST_CTRL_pwma_SHIFT                                8
214#define BCHP_PM_RST_CTRL_pwma_DEFAULT                              0x00000000
215
216/* PM :: RST_CTRL :: reserved_for_eco2 [07:05] */
217#define BCHP_PM_RST_CTRL_reserved_for_eco2_MASK                    0x000000e0
218#define BCHP_PM_RST_CTRL_reserved_for_eco2_SHIFT                   5
219#define BCHP_PM_RST_CTRL_reserved_for_eco2_DEFAULT                 0x00000000
220
221/* PM :: RST_CTRL :: bscc [04:04] */
222#define BCHP_PM_RST_CTRL_bscc_MASK                                 0x00000010
223#define BCHP_PM_RST_CTRL_bscc_SHIFT                                4
224#define BCHP_PM_RST_CTRL_bscc_DEFAULT                              0x00000000
225
226/* PM :: RST_CTRL :: bscb [03:03] */
227#define BCHP_PM_RST_CTRL_bscb_MASK                                 0x00000008
228#define BCHP_PM_RST_CTRL_bscb_SHIFT                                3
229#define BCHP_PM_RST_CTRL_bscb_DEFAULT                              0x00000000
230
231/* PM :: RST_CTRL :: bsca [02:02] */
232#define BCHP_PM_RST_CTRL_bsca_MASK                                 0x00000004
233#define BCHP_PM_RST_CTRL_bsca_SHIFT                                2
234#define BCHP_PM_RST_CTRL_bsca_DEFAULT                              0x00000000
235
236/* PM :: RST_CTRL :: reserved_for_eco3 [01:01] */
237#define BCHP_PM_RST_CTRL_reserved_for_eco3_MASK                    0x00000002
238#define BCHP_PM_RST_CTRL_reserved_for_eco3_SHIFT                   1
239#define BCHP_PM_RST_CTRL_reserved_for_eco3_DEFAULT                 0x00000000
240
241/* PM :: RST_CTRL :: irb [00:00] */
242#define BCHP_PM_RST_CTRL_irb_MASK                                  0x00000001
243#define BCHP_PM_RST_CTRL_irb_SHIFT                                 0
244#define BCHP_PM_RST_CTRL_irb_DEFAULT                               0x00000000
245
246#endif /* #ifndef BCHP_PM_H__ */
247
248/* End of File */
Note: See TracBrowser for help on using the repository browser.